

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
05.04.2000 Bulletin 2000/14

(51) Int Cl.7: **H01L 21/28, H01L 21/8238**

(21) Application number: **99640004.0**

(22) Date of filing: **29.07.1999**

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
 Designated Extension States:
AL LT LV MK RO SI

(30) Priority: **01.10.1998 US 165003**

(71) Applicant: **Chartered Semiconductor Manufacturing Pte Ltd.**
Singapore 738406 (SG)

(72) Inventors:
 • **Lim, Chong Wee,**
Frederick Seltz Materials Res.Lab,
Urbana, IL 61801 (US)

• **Pey, Kin Leong**
#10-22 Singapore 650403 (SG)
 • **Slah, Soh Yun**
Singapore 738406 (SG)
 • **Lim, Eng Hua**
Singapore 738406 (SG)
 • **Lap, Chan, Chartered Semico. Manuf. Pte. Ltd.**
Singapore 738406 (SG)

(74) Representative: **Schuffenecker, Thierry**
97, chemin de Cassiopée,
Domaine de l'étoile
06610 La Gaude (FR)

(54) **Ultra-low sheet resistance metal/poly-Si gate for deep sub-micron CMOS application**

(57) A method for fabricating a deep sub-micron gate electrode, comprising polysilicon and metal, having ultra-low sheet resistance. The process begins by forming shallow trench isolation regions 14 in a silicon substrate 10. A gate oxide layer is formed on device areas. A doped blanket polysilicon layer 16 is formed on the gate oxide layer. A cap layer 20 composed of silicon nitride is formed on the polysilicon layer 16. The cap layer 20 and the polysilicon layer 16 are patterned by photoresist masking and anisotropic etching to form a bottom gate electrode 16A and a gate cap 20A. Lightly doped source/drain areas 22 are formed adjacent to the gate bottom electrodes 16A by ion implantation. Sidewall spacers 21 are formed on the gate electrode 16A

and gate cap 20A. Source/drain regions 24 are formed by ion implantation adjacent to said sidewall spacers 21. A metal silicide 23 is formed on the source/drain regions 24. An interlevel dielectric layer (ILD) 28 is deposited and planarized by CMP using the gate cap 20A as a CMP stop. The gate cap 20 is selectively removed. A barrier layer 32 composed of a TaN, CoWP, TiN or W_xN_y is formed over the planarized IDL 28A. A top gate layer 36 composed of copper or tungsten is formed on the barrier layer 32. The top gate layer 36 and the barrier layer 32 are removed down to the level of the top of the ILD 28 using CMP; thereby forming a top gate electrode. A passivation layer 40, composed of Pd or NiP is selectively deposited over the gate top electrode 36A.




FIG. 6

Description

Technical field

[0001] The present invention relates to the fabrication of integrated circuit devices on semiconductor substrates, and more particularly to a method for making deep sub-micron gate electrodes by using a self-aligned mask to selectively form a low resistance metal layer over a polysilicon layer.

Background art

[0002] Advances in the semiconductor process technologies in recent years have dramatically decreased the device feature size and increased the circuit density and performance on integrated circuit chips. The field effect transistor (FET) is used extensively for Ultra Large Scale Integration (ULSI). These FETs are formed using polysilicon gate electrodes and self-aligned source/drain contact areas.

[0003] Conventional FETs are typically fabricated by patterning polysilicon gate electrodes over a thin gate oxide on a single crystal semiconductor substrate. The gate electrode structure is used as a diffusion or implant barrier mask to form self-aligned source/drain areas in the substrate adjacent to the sides of the gate electrode. The distance from the source junction to drain junction under the gate electrode is defined as the channel length of the FET.

[0004] Advances in semiconductor technologies, such as high resolution photolithographic techniques and anisotropic plasma etching, to name a few, have reduced the minimum feature sizes on devices to less than a quarter-micrometer. For example, FETs having gate electrodes with widths less than 0.35 micrometers (μm), and channel lengths that are less than the gate electrode width are currently used in the industry.

[0005] However, as this downscaling continues and the channel length is further reduced, the FET device experiences a number of undesirable electrical characteristics. One problem associated with these narrow gate electrodes is the high electrical sheet resistance which impairs the performance of the integrated circuit.

[0006] One method of circumventing this problem is to form on the gate electrode a metal silicide layer that substantially reduces the sheet resistance of the polysilicon gate electrode, and also the local electrical interconnecting lines made from the same polysilicon layer. A typical approach is to use a salicide process. In this process the polysilicon gate electrodes are patterned over the device areas on the substrate. Insulating sidewall spacers are formed on the sidewalls of the gate electrodes, and source/drain areas are implanted adjacent to the gate electrodes. Using the salicide process, a metal is deposited over the polysilicon gate electrodes and the self-aligned source/drain areas, and sintered to form a silicide layer on the polysilicon gates and silicide

contacts in the source/drain areas. The unreacted metal on the insulating layer is selectively removed. Unfortunately, the formation of these silicide gate electrodes can result in undesirable effects, such as residual metal or silicide stringers extending over the narrow spacers causing electrical shorts between the gate electrodes and the source/drain areas.

[0007] A second problem results from forming titanium silicide on sub-quarter-micrometer FETs. The problem is that it is difficult to form low sheet resistance silicide on these sub-0.25-micrometer (μm) gate lengths. One method to circumvent this problem is to use a cobalt or a nickel silicide to replace the titanium silicide. An alternative method to improve the sheet resistance is to amorphize the polysilicon layer by ion implantation prior to forming the titanium silicide.

[0008] The importance of overcoming the various deficiencies noted above is evidenced by the extensive technological development directed to the subject, as documented by the relevant patent and technical literature. The closest and apparently more relevant technical developments in the patent literature can be gleaned by considering:

US 5,731,239(Wong)
US 4,931,411(Tigelaar)
US 5,447,874(Grivna)
US 5,641,983(Kato)

Summary of the Invention

[0009] It is an object of the present invention to provide a method to form an ultra-low sheet resistance metal gate while preserving the gate oxide material integrity.

[0010] It is another object of the present invention to provide a method of manufacturing sub-micron CMOS devices with an ultra low-sheet resistance gate. It is another object of the present invention to provide a method of manufacturing an ultra-low sheet resistance gate by forming a top gate electrode 36A composed of metal.

[0011] It is another object of the present invention to provide a method of manufacturing sub-micron CMOS devices that eliminates the narrow line-width effect and doping effect associated with silicide formation on a narrow polysilicon gate.

[0012] It is another object of the present invention to provide a method of manufacturing a CMOS gate that can be selectively passivated, thereby reducing RC delay.

[0013] It is yet another object of the present invention to provide an economical and robust method of manufacturing sub-micron CMOS devices.

[0014] To accomplish the above objectives, the present invention provides a method of manufacturing an ultra-low sheet resistance gate electrode comprising a top gate electrode composed of metal and a bottom electrode composed of polysilicon or amorphous silicon. The invention also forms silicide source/drain contacts.

The process begins by forming shallow trench isolation regions in a silicon substrate.

[0015] A gate oxide layer (not shown) is formed on device areas. A bottom gate electrode layer composed of non-monocrystalline silicon is formed on the gate oxide layer. A cap layer composed of silicon nitride or silicon oxynitride is formed on the bottom gate electrode layer. The cap layer and the bottom gate electrode layer are patterned by photoresist masking and anisotropic etching to form a gate cap and a bottom gate electrode. Lightly doped source/drain areas are formed adjacent to the gate bottom electrodes by ion implantation. Sidewall spacers are formed on the gate electrode and gate cap. Source/drain regions are formed by ion implantation adjacent to said sidewall spacers. Metal silicide contacts are formed on the source/drain regions. An inter-level dielectric layer (ILD) is deposited and planarized by CMP using the gate cap as a CMP stop. The gate cap is selectively removed by wet etching. A barrier layer composed of a TaN, CoWP, TiN or W_xN_y is formed over the planarized IDL, the bottom gate electrode and the sidewall spacers. A top gate layer composed of copper or tungsten is formed on the barrier layer. The top gate layer and the barrier layer are removed down to the level of the top of the ILD using CMP; thereby forming a top gate electrode. A passivation layer, composed of Pd or NiP is selectively deposited over the gate top electrode.

[0016] The present invention provides a method to form an ultra-low sheet resistance metal gate while preserving the gate oxide material integrity. A key advantage of the present invention is that the top gate electrode and the bottom gate electrode constitute a gate electrode whereby the top gate electrode composed of copper or tungsten reduces the resistance of the gate electrode. The use of copper or tungsten for a gate conductor instead of silicides provides a significant reduction in sheet resistance. For example, copper has a sheet resistance of approximately $1.67 \mu\Omega\text{-cm}$ compared to 15 to 20 $\mu\Omega\text{-cm}$ for titanium silicide.

[0017] Because copper and tungsten deposition and CMP techniques are in standard use, they can be easily and economically applied in the present invention. Removal of the cap after silicide formation on the source/drain provides a self-aligned recess for formation of the top gate electrode, eliminating alignment concerns.

[0018] By using copper or tungsten instead of a silicide as the gate conductor, the present invention provides a method of manufacturing sub-micron CMOS devices that eliminates the narrow line-width effect and doping effect associated with silicide formation on a narrow polysilicon gate. A Pd or NiP passivation layer can be selectively deposited over the top gate electrode, thereby reducing RC delay.

[0019] The present invention achieves these benefits in the context of known process technology. However, a further understanding of the nature and advantages of the present invention may be realized by reference to

the latter portions of the specification and attached drawings.

Brief Description of the Drawings

[0020] The features and advantages of a semiconductor device according to the present invention and further details of a process of fabricating such a semiconductor device in accordance with the present invention will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which like reference numerals designate similar or corresponding elements, regions and portions and in which:

[0021] Figures 1, 2, 3, 4 and 5 are cross-sectional views for illustrating a method for manufacturing an ultra-low sheet resistance metal/polysilicon gate for CMOS applications.

[0022] Figure 6 is a cross-sectional view illustrating an alternate passivation layer.

Detailed Description of the Preferred Embodiments

[0023] The present invention will be described in detail with reference to the accompanying drawings. The present invention provides a method for fabricating an ultra-low sheet resistance gate electrode comprising non-monocrystalline silicon and metal.

[0024] Referring to Fig. 1, the process begins by forming shallow trench isolation regions 14 (STI) in a semiconductor substrate 10. The STIs surround and electrically isolate device areas. A gate oxide layer 15 is formed on the device areas. Then, a bottom gate electrode layer 16 is formed on the STIs 14 and on the gate oxide layer. The bottom gate electrode layer 16 can be composed of amorphous silicon ($\alpha\text{-Si}$) or most preferably polycrystalline silicon (poly-Si). The bottom gate electrode layer 16 can be formed using low pressure chemical vapor deposition (LPCVD) by reacting silane at 500 C to 700 C. Then, the poly-Si (or $\alpha\text{-Si}$) is doped by implanting N+ ions or P+ ions, such as arsenic, phosphorous or boron. Alternately, the poly-Si (or $\alpha\text{-Si}$) can be doped in situ by adding a dopant gas such as arsine or phosphine during deposition. Preferably, the bottom gate electrode layer 16 is composed of poly-Si doped with arsenic and has a dopant concentration of between about 1.2×10^{20} and 2.8×10^{20} atoms/cm³ and a thickness of between about 1000 and 3000 Angstroms.

[0025] A cap layer 20 is formed on the bottom gate electrode layer 16. The cap layer 20 can be composed of silicon nitride or silicon oxynitride, and is preferably composed of silicon nitride. Silicon nitride can be deposited by reacting dichlorosilane and ammonia using LPCVD at a temperature in the range between 700 C and 800 C to a thickness in the range between about 1000 Å and 3000 Å.

[0026] The cap layer 20 and the bottom gate electrode layer 16 are patterned by photoresist masking and ani-

isotropic etching leaving portions over the device areas of the substrate 10 to form a bottom gate electrode 16A with a gate cap 20A thereover. The bottom gate electrode 16A is patterned to have a width of less than about 0.25 μm .

[0027] Lightly doped source/drain regions 22 are formed adjacent to the bottom gate electrode 16A by using ion implantation of an N-type dopant species such as arsenic or phosphorus or a P-type dopant species such as boron. A typical lightly doped source/drain region 22 can be formed by implanting phosphorous ions at a dose of between about 1.0×10^{13} atoms/ cm^2 and 1.0×10^{14} atoms/ cm^2 at an energy level of between about 15 KeV and 80 KeV.

[0028] Sidewall spacers 21 are formed along the bottom gate electrode 16A and gate cap 20A, having a width in a range of between about 0.05 μm and 1.2 μm . The sidewall spacers 21 are composed of silicon nitride and/or silicon oxide. The sidewall spacers 21 are preferably formed by depositing a first insulating layer over the bottom gate electrode 16A, the gate cap 20A, and elsewhere on the substrate, then anisotropically etching back the first insulating layer. Source/drain regions 24 are formed by ion implantation adjacent to the sidewall spacers 21. Preferably, arsenic ions are implanted at a dose of between about 1.0×10^{15} atoms/ cm^2 and 1.0×10^{16} atoms/ cm^2 at an energy between about 20 KeV and 70 KeV.

[0029] Referring to Fig. 2, a metal layer (e.g. Ti, Co, Pd, Ni, or a combination thereof) is blanket deposited and annealed to form silicide contacts 23 on the source/drain regions 22 while leaving, unreacted, the first metal layer on insulated surfaces. For example a first metal layer, composed of titanium, is deposited by a physical sputtering process to a thickness between about 10 Å and 350 Å. The first metal layer is annealed by rapid thermal annealing in a temperature range of between about 350 and 850 C for a time of between about 20 and 60 seconds. The unreacted metal residue is then removed in a selective wet etch, such as deionized water, 30% hydrogen peroxide, and ammonium hydroxide.

[0030] Referring to Fig. 3, an interlevel dielectric layer 28 (ILD) is deposited on the substrate 10 and over the gate bottom electrode 16A. Preferably, the ILD 28 is deposited to a thickness in a range of between about 5000 Å and 15000 Å by a LPCVD or PECVD process using a reactant gas such as tetraethoxysilane or tetraethylorthosilicate (TEOS). The ILD 28 is removed down to the gate cap 20A by a chemical/mechanical polishing process (CMP). The gate cap 20A acts as a CMP stop. After CMP, the ILD 28A has a thickness in a range of between about 2000 Å and 6000 Å.

[0031] Referring to Fig. 4, the gate cap 20A is removed over the bottom gate electrode 16A by wet or dry etching. The gate cap 20A is preferably removed using a selective wet etch comprising hot phosphoric acid.

[0032] A barrier layer 32 is formed over the ILD 28A and the bottom gate electrode 16A. The barrier layer 32

can be composed of CoWP, TiN, W_xN_y or most preferably TaN having a thickness in the range between about 50 Å and 500 Å. The barrier layer 32 can be formed using a PVD, sputtering, CVD, plating, or evaporation process.

[0033] Still referring to Fig. 4, a gate metal layer 36 is formed on the barrier layer 32 to a thickness of between about 200 Å and 2000 Å. The gate metal layer 36 can be composed of tungsten or most preferably copper. The gate metal layer 36 can be formed by a process of electroless deposition, galvanic deposition, CVD, electroplating or PVD sputtering and is most preferably formed by a plating process.

[0034] Referring to Fig. 5, the gate metal layer 36 and the barrier layer 32 are removed to the top of the ILD 28A using a CMP process. The gate metal layer 36 and barrier layer 32 remain over only the bottom gate electrode 16A between the sidewall spacers 21, with the gate metal layer 36 forming a top gate electrode 36A over the barrier layer 32A and the bottom gate electrode 16A.

[0035] A passivation layer 40 is selectively deposited over the top gate electrode 36A using an electroless plating or CVD process. The passivation layer is preferably composed of Pd or NiP with a thickness in the range between about 50 Å and 500 Å. Alternately, the passivation layer can be composed of nitride or oxynitride blanket deposited over the ILD and the top gate electrode 36A to a thickness in the range between about 500 Å and 1500 Å as shown in Fig. 6.

Claims

1. A method for fabricating an ultra-low sheet resistance gate electrode for CMOS applications; comprising the steps of:

a) providing a semiconductor substrate (10) having a gate oxide layer (15) thereon, a bottom gate electrode (16A) over said gate oxide layer (15), a gate cap (20A) over said bottom gate electrode (16A), a lightly doped source/drain region (22) adjacent to said bottom gate electrode (16A), sidewall spacers (21) on said bottom gate electrode (16A) and said gate cap (20A), source/drain regions (24) adjacent to said sidewall spacers (21), silicide contacts (23) on said source/drain regions (24), and an interlevel dielectric layer (28) over said substrate (10), said gate oxide layer, said bottom gate electrode, said lightly doped source/drain region, said sidewall spacers, said source/drain regions, and said silicide contacts;

b) chemical/mechanically polishing said interlevel dielectric layer (28) down to the level of the top of said gate cap (20A);

- c) selectively removing said gate cap (20A);
- d) forming a barrier layer (32) over said interlevel dielectric layer, said bottom gate electrode and said sidewall spacers;
- e) forming a top gate electrode layer (36) on said barrier layer; said top gate electrode layer being composed of metal;
- f) removing said top gate electrode layer and said barrier layer down to the level of the top of said interlevel dielectric layer using chemical/mechanical polishing; thereby forming a gate electrode comprising a top gate electrode (36A), a barrier layer and a bottom gate electrode;
- g) forming a passivation layer (40) over said top gate electrode (36A).
2. A method for fabricating an ultra-low sheet resistance gate electrode for CMOS applications; comprising the steps of:
- a) providing a semiconductor substrate (10);
- b) forming a gate oxide layer (15) on said semiconductor substrate (10);
- c) depositing a non-monocrystalline silicon layer on said substrate (10);
- d) depositing a cap layer (20) on said non-monocrystalline silicon layer;
- e) patterning said cap layer (20) and said non-monocrystalline silicon layer to form a bottom gate electrode (16) and a gate cap thereover;
- f) forming lightly doped source/drain regions (22) adjacent to said gate bottom gate electrode (16);
- g) forming sidewall spacers (21) on said gate bottom electrode and said gate cap;
- h) forming source/drain regions (24) adjacent to said sidewall spacers;
- i) forming silicide contacts on said source/drain regions;
- j) depositing an interlevel dielectric layer (28) over said substrate;
- k) chemical/mechanically polishing said interlevel dielectric layer down to the level of the top of said gate cap;
- l) selectively removing said gate cap;
- m) forming a barrier layer (32) over said interlevel dielectric layer (28), said bottom gate electrode and said sidewall spacers;
- n) forming a top gate electrode layer (36) on said barrier layer; said top gate electrode layer composed of copper or tungsten;
- o) removing said top gate electrode layer and said barrier layer down to the level of the top of said interlevel dielectric layer using chemical/mechanical polishing; thereby forming a gate electrode comprising a top gate electrode, a barrier layer and a bottom gate electrode;
- p) forming a passivation layer (40) over said top gate electrode.
3. The method of claim 1 or 2 wherein said bottom gate electrode has a maximum width of 0.25 μm and a thickness in the range between about 1000 Å and 3000 Å.
4. The method of claim 1 wherein said top gate electrode layer (36) is composed of copper or tungsten having a thickness of between about 200 Å and 2000 Å.
5. The method of claim 1 or 2 wherein said barrier layer (32) is composed of TaN, CoWP or W_xN_y having a thickness in the range between about 50 Å and 500 Å.
6. The method of claim 1 or 2 wherein said bottom gate electrode layer is composed of N+ polysilicon having a thickness in the range between about 1000 Å and 3000 Å; said polysilicon layer being doped with arsenic at a concentration of between about 1.2×10^{20} and 2.8×10^{20} atoms/cm³.
7. The method of claim 1 or 2 wherein said silicide contacts are formed by depositing a metal layer comprising Ti, Co, Ni, Pd, or a combination thereof having a thickness between about 10 and 350 Angstroms; said metal layer being annealed by rapid thermal annealing at a temperature in the range of between about 350 C and 850 C for a time of between about 20 seconds and 60 seconds.
8. The method of claim 1 or 2 wherein said passivation layer is composed of a Pd or NiP selectively deposited on said top gate electrode having a thickness in the range between about 50 Å and 500 Å.
9. The method of claim 1 or 2 wherein said passivation layer is composed of Si_3N_4 or SiO_xN_y blanket deposited over said top gate electrode and said interlevel dielectric layer.
10. The method of claim 1 or 2 wherein the gate cap acts a polish stop during chemical/mechanical polishing of said interlevel dielectric layer and said interlevel dielectric layer acts as a polishing stop during chemical/mechanical polishing of said top gate electrode layer and said barrier layer.
11. The method of claim 2 wherein said gate cap has a thickness in the range between about 1000 Å and 2000 Å and/or is selectively removed using a wet

etch comprising hot phosphoric acid.

5

10

15

20

25

30

35

40

45

50

55

6